The development of a new CAMAC type U crate controller, compatible with the SLAC parallel branch highway, is described. The controller also provides an interface for the Standard Auxiliary Controller Bus, control and timing logic to implement a handshake system between the host computer and the crate controller, an internal timing generator for Dataway cycles, and a LAM handling facility with priority arbitration along the parallel branch highway. A highly integrated module implementation was achieved through extensive use of firmware and finite state logic machine realizations of many crate controller functions.
I. Introduction
When the first multicrate CAMAC systems were implemented at the Stanford Linear Accelerator Center (SLAC), a simple parallel branch highway was defined, connecting up to 7 crates. In contrast to the standard CAMAC branch, this SLAC branch utilizes binary coding of crate addresses, direct transmission of strobe signals SI and S2 from the branch driver to the crates, common Clear (C) A LAM data read cycle to the highest priority crate returns the LAM source data. c. A control word write command masking the BL signal in CCU2 or an equivalent operation to all active LAM sources in modules will remove the EL input to the request-grant logic and allow a new arbitration cycle.
D. Programmable CIZ Control Command Flags
Both flags have to be anabled by manual switches before they may be set under program control. After a Crate Controller Request (CCRQ) from the branch handshake logic is received, an ACB arbitration is performed. Once the Request Inhibit (RI) line has been asserted and auxiliary controllers have released control of the Dataway, the ACIDL signal is returned to the handshake logic and timing generator. Now Dataway cycles by CCU2 may commence. Branch cycle requests addressed to all crates and global and local clear and initialize (CZ) cycle requests will cause a forced ACL arbitration, independent of the status of the control flags.
C. LAM Handling System
All Dataway LAM lines are staticized in the LAM register and readable from the host computer with a standard CAMAC read cycle addressed to the crate controller as a module (N25). After buffering they are also available as part of the ACB interface. For implementation of a LAM system, comprised of several crates along the branch and the host computer, the CCU2 crate controller provides a LAM sum output, a LAM sum masking flag, and a LAM request-grant priority arbitration circuit (Fig. 5) Figure 6 shows the wirewrap S24 board of the prototype module, which carries most of the logic. Production models will utilize simple, 2-layer PC boards. To eliminate all discrete wiring to the front panel and for board-to-board connections, the front panel assembly is based on a 4-layer PC board and staked pin connectors. Figure 7 shows the multilayer board with all components loaded and the complete assembly. 
V. Summary and Acknowledgments
The new SLAC CAMAC crate controller CCU2 has been described. This unit remains compatible with the SLAC parallel branch and first generation SLAC crate controllers, while offering many new features and capabilities. Included are a standard ACB interface, a branch handshake system, an internal timing cycle generator, a LAM handling system, and programmable CIZ control flags. Advanced design and packaging concepts have kept the expected production cost comparable to presently used crate controllers. In order to fully exploit CCU2 in future CAMAC systems, host computer interfaces, branch drivers, and other system modules will have to be upgraded in a similar fashion. Basic specifications for CCU2 are summarized in Table I .
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